

91
Figure 5 is a block diagram of a telecommunications system according to an embodiment of the present invention.--

Please delete the last paragraph on Page 7, lines 26-31; Page 8, lines 1-6, and replace it with:

92
-- A front end transmit section of a system 300 is shown in block diagram in Figures 3, 3A, and 3B. In this embodiment, data is brought into the system at user data protocol interface 302, and presented to frequency estimator 304. In frequency estimator 304, the incoming data is converted from serial form to parallel form if necessary. Before flowing through the buffers 306 and related buffer circuitry 307, onto the system such as a local bus, PCI bus, or the like at system interface logic 308, frequency estimator 304 creates an estimate of the frequency of the incoming data stream as described above. The estimate is then encoded or embedded into the network traffic itself in ATM SAR logic 310. Logic 310 receives data 312 from the SRAM buffer 306 and frequency estimation data 314 from the estimation block 304, and embeds or appends the frequency estimation data into or with the data 312 to create ATM data containing both the data 312 and the frequency estimate 314.--

Please delete the second full paragraph on Page 8, lines 13-20 and replace it with:

93
-- In another embodiment, the receive end 400 of a system is shown in block diagram form in Figures 4, 4A, and 4B. In this embodiment, receive end 400 receives ATM network traffic 318 into system interface logic 402 and conveys the information to ATM SAR logic 404. In ATM SAR logic 404, the incoming data is separated to recover the frequency estimate bits from the data stream to provide the data 408 and the frequency estimate 410. The data 408 is presented to the SRAM buffer 406 and related buffer circuitry 407 and the frequency estimate 410 is presented to a clock recovery circuit 416.--